• Dr. Navandar Rajesh Kedarnath

  • Associate Professor
  • M.Tech(Electronics),PhD(E&TC)
  • Teaching Experience: 15 Yrs
  • Industrial Experience: 2 Yrs
  • E-Mail Address:

Subject Taught

Name of Subject Level- UG/PG
VLSI Design UG
Digital Electronics UG
ASIC Design PG

Some of the Project Guided

Sr. No. Title of Project Level- UG/PG
1 Development of Low Power Multiplier in VLSI Design UG
2 Development of Smart car system using FPGA UG

Area of Interest & Expertise

  • Area of Interest: VLSI Design, ASIC & FPGA Design
  • Research Interest: Low Power ASIC Design
  • Technical Skills: VHDL, CMOS Circuit Design & Layout Design
  • Professional Membership: IETE
  • Professional Contribution: Worked as a Technical Consultant for einfochip Company,Ahmadbadad

Invited Talks

Sr. No. Title Venue
1 ASIC Physical Design

Other Activities

Sr. No. Title of Activity Details/ Description
1 ASIC Physical Design Training to ME/M.Tech Students at einfochips Pvt Ltd Ahmadbadad

Our Recruiters

© 2018 . All Rights Reserved | Designed And Developed by Digital Content Development DCD-ARQAC, JSPM-TSSM, Pune. Visitor Count - 149382